74HC259-Q100; 74HCT259-Q100

8-bit addressable latch

Rev. 1 — 30 July 2012

Product data sheet

1. General description

The 74HC259-Q100; 74HCT259-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.

The 74HC259-Q100; 74HCT259-Q100 are high-speed 8-bit addressable latches designed for general-purpose storage applications in digital systems. They are multifunctional devices capable of storing single-line data in eight addressable latches and providing a 3-to-8 decoder and multiplexer function with active HIGH outputs (Q0 to Q7). They also incorporate an active LOW common reset (MR) for resetting all latches as well as an active LOW enable input (LE).

The 74HC259-Q100; 74HCT259-Q100 has four modes of operation:

- Addressable latch mode, in this mode data on the data line (D) is written into the addressed latch. The addressed latch follows the data input with all non-addressed latches remaining in their previous states.
- Memory mode, in this mode all latches remain in their previous states and are unaffected by the data or address inputs.
- Demultiplexing mode (or 3-to-8 decoding), in this mode the addressed output follows the state of the data input (D) with all other outputs in the LOW state.
- Reset mode, in this mode all outputs are LOW and unaffected by the address inputs (A0 to A2) and data input (D).

When operating the 74HC259-Q100; 74HCT259-Q100 as an address latch, changing more than one address bit could impose a transient wrong address. Therefore, this should only be done while in the Memory mode.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Combined demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input




- Useful as a 3-to-8 active HIGH decoder
- Input levels:
 - ◆ For 74HC259-Q100: CMOS level
 - ◆ For 74HCT259-Q100: TTL level
- ESD protection:
 - ◆ MIL-STD-883, method 3015 exceeds 2000 V
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - lacktriangle MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

3. Ordering information


Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74HC259D-Q100	−40 °C to +125 °C	SO16	plastic small outline package; 16 leads;						
74HCT259D-Q100			body width 3.9 mm						
74HC259PW-Q100	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1					
74HCT259PW-Q100			body width 4.4 mm						
74HC259BQ-Q100	–40 °C to +125 °C	DHVQFN16	, , , , , , , , , , , , , , , , , , ,	SOT763-1					
74HCT259BQ-Q100			thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm						

4. Functional diagram




74HC_HCT259_Q100



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
A0, A1, A2	1, 2, 3	address input
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	4, 5, 6, 7, 9, 10, 11, 12	latch output
GND	8	ground (0 V)
D	13	data input
LE	14	latch enable input (active LOW)
MR	15	conditional reset input (active LOW)
V _{CC}	16	supply voltage

6. Functional description

Table 3. Function table[1]

Operating mode	Inpu	t					Outpu	ıt						
	MR	LE	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Reset (clear)	L	Н	Χ	Χ	Χ	Χ	L	L	L	L	L	L	L	L
Demultiplexer	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
(active HIGH 8-channel) decoder (when D = H)	L	L	d	Н	L	L	L	Q = d	L	L	L	L	L	L
decoder (when b = 11)	L	L	d	L	Н	L	L	L	Q = d	L	L	L	L	L
	L	L	d	Н	Н	L	L	L	L	Q = d	L	L	L	L
	L	L	d	L	L	Н	L	L	L	L	Q = d	L	L	L
	L	L	d	Н	L	Н	L	L	L	L	L	Q = d	L	L
	L	L	d	L	Н	Н	L	L	L	L	L	L	Q = d	L
	L	L	d	Н	Н	Н	L	L	L	L	L	L	L	Q = d
Memory (no action)	Н	Н	Χ	Χ	Χ	Χ	q_0	q_1	q_2	q_3	q_4	q_5	q_6	q ₇
Addressable latch	Н	L	d	L	L	L	Q = d	q_1	q_2	q_3	q_4	q_5	q_6	q_7
	Н	L	d	Н	L	L	q_0	Q = d	q_2	q_3	q_4	q_5	q_6	q_7
	Н	L	d	L	Н	L	q_0	q_1	Q = d	q_3	q_4	q_5	q_6	q_7
	Н	L	d	Н	Н	L	q_0	q_1	q_2	Q = d	q_4	q_5	q_6	q_7
	Н	L	d	L	L	Н	q_0	q_1	q_2	q_3	Q = d	q_5	q_6	q_7
	Н	L	d	Н	L	Н	q_0	q_1	q_2	q_3	q_4	Q = d	q_6	q ₇
	Н	L	d	L	Н	Н	q_0	q_1	q_2	q_3	q_4	q_5	Q = d	q ₇
	Н	L	d	Н	Н	Н	q_0	q_1	q_2	q_3	q_4	q ₅	q_6	Q = d

^[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

 $d = HIGH \text{ or LOW data one set-up time prior to the LOW-to-HIGH } \overline{LE} \text{ transition};$

q = lower case letter indicates the state of the referenced input one set-up time prior to the LOW-to-HIGH transition.

Table 4. Operating mode select table [1]

LE	MR	Mode
L	Н	Addressable latch mode
Н	Н	Memory mode
L	L	Demultiplexer mode
Н	L	Reset mode

^[1] H = HIGH voltage level; L = LOW voltage level.

7. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	±20	mA
I _{OK}	output clamping current	V_O < -0.5 V or V_O > V_{CC} + 0.5 V	<u>[1]</u> -	±20	mA
I _O	output current	$V_O = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	+70	mA
I _{GND}	ground current		-70	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation		[2] -	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For TSSOP16 package: P_{tot} derates linearly with 5.5 mW/K above 60 $^{\circ}\text{C}.$

For DHVQFN16 package: P_{tot} derates linearly with 4.5 mW/K above 60 $^{\circ}\text{C}.$

^[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

8. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC2	74HC259-Q100			74HCT259-Q100			
			Min	Тур	Max	Min	Тур	Max		
V_{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V	
V_{I}	input voltage		0	-	V_{CC}	0	-	V_{CC}	V	
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V	
T _{amb}	ambient temperature		-40	-	+125	-40	-	+125	°C	
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V	
		$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V	
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V	

9. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	V V V V V V V V V V L L L L L L L L L L
74HC25	9-Q100					1			'	
V _{IH}	HIGH-level	$V_{CC} = 2.0 \text{ V}$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	$V_{CC} = 2.0 \text{ V}$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
	Vou HIGH-level	$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V
V_{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V V V V V V V V V V V V V V V V V V V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		I_{O} = 5.2 mA; V_{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μΑ

 Table 7.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT2	59-Q100									
V_{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	8.0	-	0.8	-	0.8	V
V_{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = -20 \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 5.2 mA; V_{CC} = 6.0 V	-	0.15	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
Δl _{CC}	additional supply current	$V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V								
		pin An, LE	-	150	540	-	675	-	735	pF V V V V V μA
		pin D	-	120	432	-	540	-	588	μΑ
		pin MR	-	75	270	-	338	-	368	μΑ
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 12.

Symbol	Parameter	Conditions			25 °C		–40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			N	/lin	Typ[1]	Max	Min	Max	Min	Max	
74HC259	9-Q100					'			'		
t _{pd}	propagation	D to Qn; see Figure 6	[2]								
	delay	$V_{CC} = 2.0 \text{ V}$		-	58	185	-	230	-	280	ns
		$V_{CC} = 4.5 \text{ V}$		-	21	37	-	46	-	56	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	18	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	17	31	-	39	-	48	ns
		An to Qn; see Figure 7	[2]								
		$V_{CC} = 2.0 \text{ V}$		-	58	185	-	230	-	280	ns
		$V_{CC} = 4.5 \text{ V}$		-	21	37	-	46	-	56	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	17	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	17	31	-	39	-	48	ns
		LE to Qn; see Figure 8	[2]								
		$V_{CC} = 2.0 \text{ V}$		-	55	170	-	215	-	255	ns
		$V_{CC} = 4.5 \text{ V}$		-	20	34	-	43	-	51	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	17	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	16	29	-	37	-	43	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 9									
	propagation delay	$V_{CC} = 2.0 \text{ V}$		-	50	155	-	195	-	235	ns
	delay	$V_{CC} = 4.5 \text{ V}$		-	18	31	-	39	-	47	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$		-	14	26	-	33	-	40	ns
t _t	transition time	see Figure 8	[3]								
		$V_{CC} = 2.0 \text{ V}$		-	19	75	-	95	-	119	ns
		$V_{CC} = 4.5 \text{ V}$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$		-	6	13	-	16	-	19	ns
t _W	pulse width	LE HIGH or LOW; see Figure 8									
		$V_{CC} = 2.0 \text{ V}$		70	17	-	90	-	105	-	ns
		$V_{CC} = 4.5 \text{ V}$		14	6	-	18	-	21	-	ns
		$V_{CC} = 6.0 \text{ V}$		12	5	-	15	-	18	-	ns
		MR LOW; see Figure 9									
		$V_{CC} = 2.0 \text{ V}$		70	17	-	90	-	105	-	ns
		$V_{CC} = 4.5 \text{ V}$		14	6	-	18	-	21	-	ns
		$V_{CC} = 6.0 \text{ V}$		12	5	-	15	-	18	-	ns

 Table 8.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 12.

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C t	o +125 °C	Uni
			Min	Typ[1]	Max	Min	Max	Min	Max	
su	set-up time	D, An to LE; see <u>Figure 10</u> and <u>Figure 11</u>								
		$V_{CC} = 2.0 \text{ V}$	80	19	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	7	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	6	-	17	-	20	-	ns
t _h	hold time	D to LE; see Figure 10 and Figure 11								
		$V_{CC} = 2.0 \text{ V}$	0	-19	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$	0	-6	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	-5	-	0	-	0	-	ns
		An to LE; see Figure 10 and Figure 11								
		V _{CC} = 2.0 V	2	-11	-	2	-	2	-	ns
		$V_{CC} = 4.5 \text{ V}$	2	-4	-	2	-	2	-	ns
		$V_{CC} = 6.0 \text{ V}$	2	-3	-	2	-	2	-	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	4] -	19	-	-	-	-	-	pF
74HCT2	59-Q100									
t _{pd}	propagation	D to Qn; see Figure 6	2]							
	delay	$V_{CC} = 4.5 \text{ V}$	-	23	39	-	49	-	59	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
		An to Qn; see Figure 7	2]							
		$V_{CC} = 4.5 \text{ V}$	-	25	41		51		62	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
		LE to Qn; see Figure 8	2]							
		$V_{CC} = 4.5 \text{ V}$	-	22	38	-	48	-	57	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 9								
	propagation	$V_{CC} = 4.5 \text{ V}$	-	23	39	-	49	-	59	ns
	delay	$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
t _t	transition time	see Figure 8	3]							
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	LE HIGH or LOW; see Figure 8								
		V _{CC} = 4.5 V	19	11	-	24	-	29	-	ns
		MR LOW; see Figure 9								
		V _{CC} = 4.5 V	18	10	-	23	-	27		ns

 Table 8.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 12.

Symbol	Parameter	Conditions			25 °C		–40 °C to	+85 °C	-40 °C to	+125 °C	Unit
			N	/lin	Typ[1]	Max	Min	Max	Min	Max	
t _{su} set-up time	set-up time	D, An to LE; see <u>Figure 10</u> and <u>Figure 11</u>	,								'
		V _{CC} = 4.5 V		17	10	-	21	-	26	-	ns
t _h	hold time	D to LE; see Figure 10 and Figure 11									ns ns pF
		V _{CC} = 4.5 V		0	-8	-	0	-	0	-	ns
		An to LE; see Figure 10 and Figure 11									
		$V_{CC} = 4.5 \text{ V}$		0	-4	-	0	-	0	-	ns
C _{PD}	power dissipation capacitance	f_i = 1 MHz; V_I = GND to V_{CC} – 1.5 V	<u>[4]</u>	-	19	-	-	-	-	-	pF

- [1] Typical values are measured at nominal supply voltage ($V_{CC} = 3.3 \text{ V}$ and $V_{CC} = 5.0 \text{ V}$).
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] t_t is the same as t_{THL} and t_{TLH} .
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$

 f_i = input frequency in MHz;

 f_0 = output frequency in MHz;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.


11. Waveforms




Measurement points are given in Table 9.

 $V_{\mbox{\scriptsize OL}}$ and $V_{\mbox{\scriptsize OH}}$ are typical voltage output levels that occur with the output load.

Fig 6. Data input to output propagation delays



Vcc D input GND V_{CC} LE input GND - t_{PHL} t_{PLH}- V_{OH} Qn output V_{OL} - t_{THL} tti H 001aaj446 Measurement points are given in Table 9. V_{OL} and V_{OH} are typical voltage output levels that occur with the output load. Enable input to output propagation delays and pulse width Fig 8.



11 of 20





Fig 10. Data input to latch enable input set-up and hold times



Measurement points are given in Table 9.


The shaded areas indicate when the input is permitted to change for predictable output performance.


V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 11. Address input to latch enable input set-up and hold times

Table 9. Measurement points

Туре	Input	Output		
	V_{M}	V _M	V _X	V _Y
74HC259-Q100	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}
74HCT259-Q100	1.3 V	1.3 V	0.1V _{CC}	0.9V _{CC}





Test data is given in Table 10.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

 R_1 = Load resistance.

S1 = Test selection switch

Fig 12. Load circuit for measuring switching times


Table 10. Test data

Туре	Input		Load	Load			
	VI	t _r , t _f	C _L	R _L	t _{PHL} , t _{PLH}		
74HC259-Q100	V_{CC}	6 ns	15 pF, 50 pF	1 kΩ	open		
74HCT259-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open		

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				99-12-27 03-02-19	
		•			•		


Fig 13. Package outline SOT109-1 (SO16)

74HC_HCT259_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				99-12-27 03-02-18

Fig 14. Package outline SOT403-1 (TSSOP16)

74HC_HCT259_Q100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 15. Package outline SOT763-1 (DHVQFN16)

74HC_HCT259_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT259_Q100 v.1	20120730	Product data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or

applications and therefore such inclusion and/or use is at the customer's own

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HC259-Q100; 74HCT259-Q100

8-bit addressable latch

17. Contents

1	General description
2	Features and benefits
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 4
6	Functional description 4
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks
16	Contact information 19
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.